Articles
8
Tags
3
Categories
0
Peterson's IC Diary
Verification Notes (Part 3:Block Level-Cadence)
Created
2024-12-05
|
Updated
2025-01-02
|
Post Views:
Coming Soon…
Author:
Peterson
Link:
https://www.peterson-ic-diary.space/2024/12/05/verification-3/
Copyright Notice:
All articles in this blog are licensed under
CC BY-NC-SA 4.0
unless stating additionally.
Digital Verification
Previous
Netlist and VerilogA
Next
Verification Notes (Part 2:Block Level-Verilog)
Related Articles
2024-11-08
Digital Verification
2024-11-01
Verification Notes (Part 1:Preface)
2024-12-05
Verification Notes (Part 2:Block Level-Verilog)
2025-02-21
Verification Notes (Part 4:Fullchip Level)
Peterson
Articles
8
Tags
3
Categories
0
Follow Me
Announcement
This is my Blog
Recent Post
Verification Notes (Part 4:Fullchip Level)
2025-02-21
Netlist and VerilogA
2025-01-02
Verification Notes (Part 3:Block Level-Cadence)
2024-12-05
Verification Notes (Part 2:Block Level-Verilog)
2024-12-05
Digital Verification
2024-11-08